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Diamond and SiC 
Electronics
Well known for its potential in electronics,
progress has been slow in development of
diamond film devices. Nevertheless, work
is moving on a pace at many leading
research laboratories worldwide. There
will be around half a dozen conferences on
this and related subjects this year. An
overview of recent work is highly pertinent
and basically breaks down into two
themes - active electronic devices and
thermal management with some overlap
between the two.
To begin with: a subject eliciting a good deal of
interest is silicon-on-diamond, which has many
attractions as an engineered substrate for elec-
tronic applications. Diamond is an electric insula-
tor that is the best thermal conductor found in
nature. In the case of silicon-on-diamond, the Si
device layer is intimately integrated with the best
heat spreader. For example,A.Aleksova, and col-
leagues at the Dept of Material Science and
Engineering, North Carolina State University,
USA, are exploring how silicon-on-diamond can
address the challenges of silicon-based ULSI tech-
nology, in particular, to provide for enhanced
thermal management and charge confinement.
They suggest that the concept can be realised via
the joining of a thin, single crystalline Si device
layer to a highly-oriented diamond layer that
serves as an electrical insulator, heat spreader
and supporting substrate. In this way silicon-on-
diamond represents an alternative to SOI, where
the thermally insulating silica has been replaced
by highly thermally conductive diamond.
Silicon-on-diamond
Initial experiments and theoretical assessments
have been aimed at demonstrating the improved
thermal management properties of fabricated sili-
con-on-diamond wafers and comparing them to
Si and SOI.The experimental results are in good
agreement with the values obtained by finite ele-
ment modelling (FEM): for a 1.5 µm thick Si
device layer, silicon-on-diamond can sustain more
than 10 times higher power than SOI.This in
turn will permit a more than 3-fold greater inte-
gration density of circuits fabricated on silicon-
on-diamond as compared to SOI.
Analysis of the interface properties between the
Si device layer and diamond is important in
order to better understand the operation of
devices and identify their limitations.The
NCSU team has fabricated Schottky and pn-
junction diodes. Initial results indicate that
there are no additional leakage currents in sili-
con-on-diamond devices compared to devices
on SOI. In addition, CV measurements indicat-
ed no differences in the device behaviour i.e.,
no additional charge trapping with respect to
SOI in the frequency range of 1 kHz-10 MHz.
Silicon-on-diamond can handle over one order
of magnitude higher thermal loads with respect
to SOI, thus allowing for the accommodation of
over 3-fold greater integration density on these
substrates.Also, the simulation results show that
with decreasing device layer thickness the ther-
mal management capabilities of silicon-on-dia-
mond improve, while those of SOI get worse.
Therefore, silicon-on-diamond offers an even
greater advantage for thinner Si device layers.
Doping
In the journal Diamond and Related Materials
(Vol 15, Issue 1, pp 29-33) some photoconductiv-
ity observations on phosphorus-doped n-type
CVD diamond at low temperature and varying
electric field have been reported by G. Knuyta, et
al., from the Institute for Materials Research
(IMO), Limburgs Universitair Centrum, in
Belgium, in collaboration with Division IMOMEC,
IMEC, CEA/Saclay, LIST (CEA-Recherche
Technologique)/DETECS/SSTM/LTD, France, and
the Physics Dept., K. U. Leuven, Belgium.
Whereas p-type doping in CVD diamond can be
realized, n-type doping is much more problematic.
However, since the first successful deposition of
phosphorus-doped diamond in 1997, preparation
of high quality n-type diamond films and p-n junc-
tions is possible.A number of interesting facts
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were revealed in the experimental photocurrent
curves for n-type phosphorus-doped diamond at
low temperature and low photon energy, at vary-
ing electric field.A realistic explanation is based
on electron tunnelling effects, where the external
electric field and the presence of neighbouring
impurity centres play a prominent role.
Photodiodes
Another justification for a review of diamond
electronics is the recent publication of the
Proceedings of the 10th International
Conference on New Diamond Science and
Technology (ICNDST-10) Special Issue.
For instance,M.Liao,et al., from the Advanced
Materials Laboratory, and the International Center
for Young Scientists,NIMS,Tsukuba, Japan,
[Diamond and Related Materials,Vol. 14, Issues
11-12 ,Nov-Dec 2005,pp 2043-2046] have used
tungsten carbide-based Schottky and ohmic con-
tacts for the fabrication of deep-UV photodiodes on
boron-doped homoepitaxial diamond layers.The
photodiode was isothermally annealed at 500°C in
argon ambient in order to investigate the thermal
stability of the electrical and optical properties.
The ideality factor is improved to be an ideal value
of unity after annealing for 1 h and becomes
around 1.5 after subsequent annealing for longer
time durations.The leakage current for at least 30 V
reverse bias is lower than 10-14 A before and after
annealing for 4 h.The team found that photore-
sponsivity at 220 nm is enhanced dramatically by a
factor of 103 after annealing, resulting in a DUV/vis-
ible blind ratio as large as 106 at the reverse bias of
2 V. As a result the authors predict that this work is
expected to open a way for developing thermally-
stable Schottky contacts to diamond.
A radiation detector made of a high-quality poly-
crystalline diamond has been made by a group
including J.H. Kaneko, et al., of Hokkaido
University, the National Institute for Fusion
Science, Japan Atomic Energy Research Institute,
and Osaka University, Japan [Diamond and
Related Materials,Vol.14, Issues 11-12, Nov-Dec
2005, pp 2027-2030].
The detector was fabricated via a CVD polycrys-
talline diamond composed of frost column- like
structure diamond grains. Induced charge distri-
bution spectra and drift velocities were meas-
ured by using alpha particles.As a result, the
CVD polycrystalline achieved maximum induced
charge of 83% of HP/HT type IIa diamond.
Moreover, the CVD crystal had lower charge loss
on electrons compared with the HP/HT type IIa
diamond. Drift velocities of electrons and holes
were ve = 7.7 × 104 and vh = 7.3 × 104 cm/s at
an electric field of 20 kV/cm, respectively.Also,
response function measurement for 14 MeV neu-
trons was carried out.
Microelectronics
Diamond semiconductor devices are expected to
be of importance for high-power, high-frequency
and harsh environmental (radiation, high temper-
ature, toxic chemicals) applications based on
their excellent properties, such as wide-band-gap
energy (5.5 eV), high breakdown electric field
(10 MV/cm) and the maximum thermal conduc-
tivity (20 W/cm K) and low dielectric constant
(5.7). By introducing boron and phosphorus into
the gas phase during CVD, p-type and n-type dia-
monds have been developed, respectively. Boron-
doped diamond FETs were reported in the 1980s;
however, the fabrication of low-resistivity semi-
conductive diamond thin film is still difficult, par-
ticularly n-type ones, due to the deep donor level
being as deep as 0.6 eV. Consequently, diamond
device technology is limited to those with the p-
type H-terminated surface conductive layer which
shows a high surface carrier density.Also in that
journal special issue, fabrication of diamond MIS-
FET with micron-sized gate length on boron-
doped (111) surface was reported by T Saito,
et al., of the Diamond Research Center,Waseda
University, Japan.
A hydrogenated surface conductive layer of B-
doped diamond on (111) was employed to fabri-
cate a MISFET using a calcium fluoride and Cu
stacked gate.The carrier mobility and concentra-
tion of the hydrogenated surface on (111) before
FET processing were 35 cm2/Vs and 1013 cm-2,
respectively, when bulk carrier concentration
and film thickness of the B-doped underlaying
diamond was 3 × 1015 cm-3 and 1.5 µm, respec-
tively.The DC characteristics of the gate with 
1.1 µm length and 50 µm width showed that 
the maximum measured drain current was 
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240 mA/mm at - 3.0 V gate voltage, and the maxi-
mum transconductance was 70 mS/mm.The cut-
off frequency of 4 GHz was obtained, which is
one of the best values for the RF characteristics
of a diamond homoepitaxial (111) MISFET.
SiC - hot-wall and cold-wall
Another diamond-like material sharing similar
robust and yet high performance properties, is
SiC. High quality SiC is usually prepared at high
substrate temperatures, i.e. above 1000°C, but
material growth at lower temperatures has been a
target for many years and reasonable epitaxial
growth has been achieved at temperatures of
about 700°C. For applications as in thin film solar
cells on cheap glass substrates these temperatures
are still too high. In a recent issue of Thin Solid
Films [Vol. 501, Issues 1-2, pp 169-172 from the
Proceedings of the Third International
Conference on Hot-Wire CVD (HWCVD)] the low
substrate temperature deposition of crystalline SiC
using HWCVD is described by S. Kleina, et al., of
the Institut für Photovoltaik and Institut für
Mikrostrukturforschung-IMF-IFF,
Forschungszentrum Jülich, Germany.
Microcrystalline SiC was prepared at substrate tem-
peratures between 300 and 450°C using HWCVD
in a UHV multi-chamber system designed for the
preparation of amorphous and microcrystalline sili-
con solar cells. Structurally, the material indicates a
transition from high to low fraction of crystalline
SiC with increasing monomethylsilane concentra-
tion.The team reckons this is suggested by a strong
and narrow Lorentzian SiC stretching peak in the
IR spectra, the sharp TO- and LO-phonon peaks in
the Raman spectra and the TEM results. High
absorption at low energies indicates a high defect
density. Plus, the dark conductivity of highly crys-
talline material is orders of magnitude too high for
intrinsic SiC - strong unintentional doping, e.g. by
nitrogen or the presence of a graphitic phase, may
account for these observations, they say.Though
further work is required to bring material quality
up to that of other techniques such as PECVD
exploitation of the better deposition rates 
from HWCVD seems to have been brought a 
little closer.
These efforts are worthwhile because SiC is such a
promising wide band gap semiconductor material
for high-speed, high-frequency, high-temperature,
high-power applications. However, there are sever-
al processing technology matters needing to be
resolved for industrial-scale SiC device production.
One of these is, once again, selective doping of SiC,
especially for planar device fabrication.Thanks to
the low atomic mobilities in SiC, conventional dif-
fusion based techniques, which are popular in the
industry, are not viable so ion implantation is one
of the only practical methods to realize a selective,
planar area doping technology for SiC.While con-
siderable progress has been made to date, there are
two aspects related to ion implantation in crys-
talline SiC that need to be improved: control of the
shape of the implanted profile and the efficiency
of the post-implantation annealing process, espe-
cially for p-type dopants.This new paper looks at
these and comes up with some solutions.
Another CVD process under investigation is cold-
wall CVD, or ‘CWCVD’.A paper entitled ‘silane
overpressure post-implant annealing of Al dopants
in SiC cold wall CVD apparatus’* comes from by S.
Rao, et al., of the Electrical Engineering Dept.,
University Of South Florida, in collaboration with
CNR-IMM Sezione di Bologna, Bologna, Italy.They
report on the successful post-implantation anneal-
ing of 4H-SiC samples that were implanted at ele-
vated temperature with high-dose Al implants.
Anneals at temperatures up to 1700°C were con-
ducted in a silane ambient at a process pressure of
150 Torr using a cold wall CVD reactor.The current-
voltage characteristics of the p+/n diodes and the
resistivity of the implanted layer were measured at
room temperature.Most of the diodes had a turn-
on voltage of 1.75 V,with ideality factors of up to
1.2 and very low reverse leakage current at 100 V,
corresponding to an average reverse leakage cur-
rent density of (9.7 ± 0.4) × 10-9 A/cm2.The break-
down voltage was near the theoretical value for an
epitaxial 4H- SiC layer.However, the resistivity value
of the implanted Al+ layer was 11 Ω cm,which was
an order magnitude higher than the expected
value.
* The work at USF was supported by the
DURINT program administered by the Office 
of Naval Research (C.Wood) under Grant
N00014-0110715.
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